summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* drm/i915/lnl: possibility to enable FBC on first three planesVinod Govindapillai2023-10-033-3/+11
* drm/i915: Add missing GSCCS documentationRodrigo Vivi2023-10-021-0/+4
* drm/i915: Add missing CCS documentationRodrigo Vivi2023-10-021-13/+12
* drm/i915: Abstract display info away during probeRodrigo Vivi2023-10-021-1/+1
* drm/i915/display: Include i915_active header in frontbuffer tracking codeJouni Högander2023-10-021-0/+1
* drm/i915/display: add I915 conditional build to vlv_dsi_pll.hJani Nikula2023-09-291-0/+9
* drm/i915/display: add I915 conditional build to intel_tv.hJani Nikula2023-09-291-0/+6
* drm/i915/display: add I915 conditional build to intel_sdvo.hJani Nikula2023-09-291-0/+13
* drm/i915/display: add I915 conditional build to intel_dvo.hJani Nikula2023-09-291-0/+6
* drm/i915/display: add I915 conditional build to g4x_hdmi.hJani Nikula2023-09-291-0/+12
* drm/i915/display: add I915 conditional build to i9xx_wm.hJani Nikula2023-09-291-0/+17
* drm/i915/display: add I915 conditional build to vlv_dsi.hJani Nikula2023-09-291-0/+13
* drm/i915/display: add I915 conditional build to intel_crt.hJani Nikula2023-09-291-0/+14
* drm/i915/display: add I915 conditional build to intel_dpio_phy.hJani Nikula2023-09-291-0/+96
* drm/i915/display: add I915 conditional build to g4x_dp.hJani Nikula2023-09-291-0/+26
* drm/i915/display: add I915 conditional build to intel_overlay.hJani Nikula2023-09-291-0/+35
* drm/i915/display: add I915 conditional build to intel_sprite.hJani Nikula2023-09-291-0/+8
* drm/i915/display: add I915 conditional build to intel_pch_display.hJani Nikula2023-09-291-0/+53
* drm/i915/display: add I915 conditional build to intel_pch_refclk.hJani Nikula2023-09-291-0/+23
* drm/i915/display: add I915 conditional build to intel_lpe_audio.hJani Nikula2023-09-291-0/+18
* drm/i915/display: add I915 conditional build to i9xx_plane.hJani Nikula2023-09-291-0/+23
* drm/i915/display: add I915 conditional build to hsw_ips.hJani Nikula2023-09-291-0/+35
* drm/i915/display: add I915 conditional build to intel_lvds.hJani Nikula2023-09-291-0/+19
* drm/i915: define I915 during i915 driver buildJani Nikula2023-09-291-0/+4
* drm/i915: Update DRIVER_DATE to 20230929Jani Nikula2023-09-291-2/+2
* drm/i915: Warn on if set frontbuffer return value is not NULL on releaseJouni Högander2023-09-291-2/+3
* drm/i915/fdi: Recompute state for affected CRTCs on FDI linksImre Deak2023-09-283-0/+52
* drm/i915/fdi: Improve FDI BW sharing between pipe B and CImre Deak2023-09-289-40/+140
* drm/i915: Add helpers for BW management on shared display linksImre Deak2023-09-287-5/+311
* drm/i915: Factor out a helper to check/compute all the CRTC statesImre Deak2023-09-281-32/+46
* drm/i915: Rename intel_modeset_all_pipes() to intel_modeset_all_pipes_late()Imre Deak2023-09-284-7/+7
* drm/i915: Add helper to modeset a set of pipesImre Deak2023-09-282-21/+83
* drm/i915/dp: Limit the output link bpp in DSC modeImre Deak2023-09-283-0/+12
* drm/i915/dp: Update the link bpp limits for DSC modeImre Deak2023-09-284-22/+108
* drm/i915/dp: Skip computing a non-DSC link config if DSC is neededImre Deak2023-09-282-14/+33
* drm/i915/dp: Track the pipe and link bpp limits separatelyImre Deak2023-09-284-18/+45
* drm/i915/dp: Factor out helpers to compute the link limitsImre Deak2023-09-282-45/+68
* drm/i915/dsb: Use DEwake to combat PkgC latencyVille Syrjälä2023-09-273-14/+82
* drm/i915: Introduce intel_crtc_scanline_to_hw()Ville Syrjälä2023-09-272-0/+15
* drm/i915: Introduce skl_watermark_max_latency()Ville Syrjälä2023-09-272-0/+16
* drm/i915/dsb: Evade transcoder undelayed vblank when using DSBVille Syrjälä2023-09-271-1/+4
* drm/i915/dsb: Use non-posted register writes for legacy LUTVille Syrjälä2023-09-271-0/+11
* drm/i915/dsb: Load LUTs using the DSB during vblankVille Syrjälä2023-09-274-7/+32
* drm/i915/dsb: Don't use DSB to load the LUTs during full modesetVille Syrjälä2023-09-271-0/+4
* drm/i915/dsb: Add support for non-posted DSB registers writesVille Syrjälä2023-09-272-0/+23
* drm/i915/dsb: Introduce intel_dsb_reg_write_masked()Ville Syrjälä2023-09-272-0/+20
* drm/i915/dsb: Introduce intel_dsb_noop()Ville Syrjälä2023-09-272-0/+10
* drm/i915/dsb: Define the contents of some intstructions bit betterVille Syrjälä2023-09-271-4/+8
* drm/i915/dsb: Define more DSB bitsVille Syrjälä2023-09-271-0/+31
* drm/i915/dsb: Use non-locked register accessVille Syrjälä2023-09-271-9/+9
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-20 12:24:31 +0100