diff options
author | Animesh Manna <animesh.manna@intel.com> | 2023-11-08 08:23:02 +0100 |
---|---|---|
committer | Animesh Manna <animesh.manna@intel.com> | 2023-11-10 09:29:26 +0100 |
commit | 3257e55d3ea7e35ea76ff6ae07347b803f068068 (patch) | |
tree | ce3d94bf1aaf6e1a67293597a0666f998ffdbe17 /.gitattributes | |
parent | drm/i915/panelreplay: Enable panel replay dpcd initialization for DP (diff) | |
download | linux-3257e55d3ea7e35ea76ff6ae07347b803f068068.tar.xz linux-3257e55d3ea7e35ea76ff6ae07347b803f068068.zip |
drm/i915/panelreplay: enable/disable panel replay
TRANS_DP2_CTL register is programmed to enable panel replay from source
and sink is enabled through panel replay dpcd configuration address.
Bspec: 1407940617
v1: Initial version.
v2:
- Use pr_* flags instead psr_* flags. [Jouni]
- Remove intel_dp_is_edp check as edp1.5 also has panel replay. [Jouni]
v3: Cover letter updated and selective fetch condition check is added
before updating its bit in PSR2_MAN_TRK_CTL register. [Jouni]
v4: Selective fetch related PSR2_MAN_TRK_CTL programmming dropped. [Jouni]
v5: Added PSR2_MAN_TRK_CTL programming as needed for Continuous Full
Frame (CFF) update.
v6: Rebased on latest.
Note: Initial plan is to enable panel replay in full-screen live active
frame update mode. In a incremental approach panel replay will be enabled
in selctive update mode if there is any gap in curent implementation.
Cc: Jouni Högander <jouni.hogander@intel.com>
Cc: Arun R Murthy <arun.r.murthy@intel.com>
Cc: Jani Nikula <jani.nikula@intel.com>
Reviewed-by: Arun R Murthy <arun.r.murthy@intel.com>
Signed-off-by: Animesh Manna <animesh.manna@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20231108072303.3414118-6-animesh.manna@intel.com
Diffstat (limited to '.gitattributes')
0 files changed, 0 insertions, 0 deletions