diff options
author | Vineet Gupta <vgupta@kernel.org> | 2024-03-28 06:19:25 +0100 |
---|---|---|
committer | Vineet Gupta <vgupta@kernel.org> | 2024-04-02 03:40:39 +0200 |
commit | d5272aaa8257920c7b398f953ada65e25c248f9a (patch) | |
tree | 9d0318884cfe44c0761fc81d7acdadf7f5abf85b /arch/arc/Kconfig | |
parent | ARC: Fix -Wmissing-prototypes warnings (diff) | |
download | linux-d5272aaa8257920c7b398f953ada65e25c248f9a.tar.xz linux-d5272aaa8257920c7b398f953ada65e25c248f9a.zip |
ARC: mm: fix new code about cache aliasing
Manual/partial revert of 8690bbcf3b70 ("Introduce cpu_dcache_is_aliasing() across all architectures")
Current generation of ARCv2/ARCv3 based HSxx cores are only PIPT (to software
at least).
Legacy ARC700 cpus could be VIPT aliasing (based on cache geometry and
PAGE_SIZE) [1] however recently that support was ripped out so VIPT aliasing
cache is not relevant to ARC anymore.
[1] http://lists.infradead.org/pipermail/linux-snps-arc/2023-February/006899.html
Acked-by: Mathieu Desnoyers <mathieu.desnoyers@efficios.com>
Signed-off-by: Vineet Gupta <vgupta@kernel.org>
Diffstat (limited to 'arch/arc/Kconfig')
-rw-r--r-- | arch/arc/Kconfig | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/arch/arc/Kconfig b/arch/arc/Kconfig index 99d2845f3feb..4092bec198be 100644 --- a/arch/arc/Kconfig +++ b/arch/arc/Kconfig @@ -6,7 +6,6 @@ config ARC def_bool y select ARC_TIMERS - select ARCH_HAS_CPU_CACHE_ALIASING select ARCH_HAS_CACHE_LINE_SIZE select ARCH_HAS_DEBUG_VM_PGTABLE select ARCH_HAS_DMA_PREP_COHERENT |