summaryrefslogtreecommitdiffstats
path: root/arch/riscv/boot/dts/starfive/jh7110-common.dtsi
diff options
context:
space:
mode:
authorGuodong Xu <guodong@riscstar.com>2024-10-28 09:25:49 +0100
committerConor Dooley <conor.dooley@microchip.com>2024-10-31 13:22:53 +0100
commit5a5001d27065126d815eb54e12744b08322e3d31 (patch)
treea53458e68acd5cf84f43470cb83b706f33442e6b /arch/riscv/boot/dts/starfive/jh7110-common.dtsi
parentdt-bindings: vendor-prefixes: add spacemit (diff)
downloadlinux-5a5001d27065126d815eb54e12744b08322e3d31.tar.xz
linux-5a5001d27065126d815eb54e12744b08322e3d31.zip
riscv: dts: starfive: jh7110-common: revised device node
Earlier this year a new DTSI file was created to define common properties for the StarFive VisionFive 2 and Milk-V Mars boards, both of which use the StarFive JH7110 SoC. The Pine64 Star64 board has also been added since that time. Some of the nodes defined in "jh7110-common.dtsi" are enabled in that file because all of the boards including it "want" them enabled. An upcoming patch enables another JH7110 board, but for that board not all of these common nodes should be enabled. Prepare for supporting the new board by avoiding enabling these nodes in "jh7110-common.dtsi", and enable them instead in these files: jh7110-milkv-mars.dts jh7110-pine64-star64.dts jh7110-starfive-visionfive-2.dtsi Signed-off-by: Alex Elder <elder@riscstar.com> Signed-off-by: Guodong Xu <guodong@riscstar.com> Reviewed-by: Emil Renner Berthing <emil.renner.berthing@canonical.com> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Diffstat (limited to 'arch/riscv/boot/dts/starfive/jh7110-common.dtsi')
-rw-r--r--arch/riscv/boot/dts/starfive/jh7110-common.dtsi5
1 files changed, 0 insertions, 5 deletions
diff --git a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi b/arch/riscv/boot/dts/starfive/jh7110-common.dtsi
index c7771b3b6475..9e77f79ec162 100644
--- a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi
+++ b/arch/riscv/boot/dts/starfive/jh7110-common.dtsi
@@ -176,7 +176,6 @@
&gmac0 {
phy-handle = <&phy0>;
phy-mode = "rgmii-id";
- status = "okay";
mdio {
#address-cells = <1>;
@@ -196,7 +195,6 @@
i2c-scl-falling-time-ns = <510>;
pinctrl-names = "default";
pinctrl-0 = <&i2c0_pins>;
- status = "okay";
};
&i2c2 {
@@ -311,7 +309,6 @@
&pwmdac {
pinctrl-names = "default";
pinctrl-0 = <&pwmdac_pins>;
- status = "okay";
};
&qspi {
@@ -350,13 +347,11 @@
&pwm {
pinctrl-names = "default";
pinctrl-0 = <&pwm_pins>;
- status = "okay";
};
&spi0 {
pinctrl-names = "default";
pinctrl-0 = <&spi0_pins>;
- status = "okay";
spi_dev0: spi@0 {
compatible = "rohm,dh2228fv";