diff options
| author | Chen-Yu Tsai <wens@csie.org> | 2015-03-24 18:22:08 +0100 |
|---|---|---|
| committer | Maxime Ripard <maxime.ripard@free-electrons.com> | 2015-03-25 19:46:41 +0100 |
| commit | f1017969661dd33ead5ba7c3f4a0793c6611441a (patch) | |
| tree | b4e6aec3ce3765f5c6692abec131768ffa8110bc /scripts/genksyms | |
| parent | clk: sunxi: Make divs clocks specify which output is the base factor clock (diff) | |
| download | linux-f1017969661dd33ead5ba7c3f4a0793c6611441a.tar.xz linux-f1017969661dd33ead5ba7c3f4a0793c6611441a.zip | |
clk: sunxi: Add pll6 / 4 clock output to sun4i-a10-pll6
The pll6 has a /4 output that is used as an input to the ahb mux clock.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Diffstat (limited to 'scripts/genksyms')
0 files changed, 0 insertions, 0 deletions