summaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel/apic/apic.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* x86/apic: Always explicitly disarm TSC-deadline timerZhang Rui2024-10-151-1/+13
* Merge tag 'x86-apic-2024-09-17' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds2024-09-171-46/+35
|\
| * x86/apic: Cleanup apic_printk()sThomas Gleixner2024-08-071-46/+35
* | x86/apic: Make x2apic_disable() work correctlyYuntao Wang2024-08-131-5/+6
|/
* Merge tag 'x86_apic_for_6.10' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds2024-05-141-4/+4
|\
| * x86/apic: Improve data types to fix Coccinelle warningsThorsten Blum2024-04-031-4/+4
* | Merge tag 'x86-cpu-2024-05-13' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds2024-05-141-19/+19
|\ \
| * | x86/apic: Switch to new Intel CPU model definesTony Luck2024-04-291-19/+19
* | | x86/apic: Don't access the APIC when disabling x2APICThomas Gleixner2024-04-301-5/+11
|/ /
* / x86/bugs: Rename various 'ia32_cap' variables to 'x86_arch_cap_msr'Ingo Molnar2024-04-111-3/+3
|/
* x86/cpu/topology: Confine topology informationThomas Gleixner2024-02-151-1/+0
* x86/cpu/topology: Move registration out of APIC codeThomas Gleixner2024-02-151-183/+2
* x86/apic: Use a proper define for invalid ACPI CPU IDThomas Gleixner2024-02-151-1/+1
* x86/apic: Remove yet another dubious callbackThomas Gleixner2024-02-151-3/+0
* x86/apic: Remove the pointless writeback of boot_cpu_physical_apicidThomas Gleixner2024-02-151-3/+0
* x86/mpparse: Remove the physid_t bitmap wrapperThomas Gleixner2024-02-151-6/+5
* x86/apic: Get rid of get_physical_broadcast()Thomas Gleixner2024-02-151-10/+0
* arch/x86: Fix typosBjorn Helgaas2024-01-031-1/+1
* x86/apic: Use u32 for APIC IDs in global dataThomas Gleixner2023-10-101-8/+8
* x86/apic: Use BAD_APICID consistentlyThomas Gleixner2023-10-101-4/+2
* x86/apic: Fake primary thread mask for XEN/PVThomas Gleixner2023-10-101-0/+11
* x86/apic: Wrap IPI calls into helper functionsDave Hansen2023-08-091-1/+1
* x86/apic: Provide common init infrastructureThomas Gleixner2023-08-091-30/+1
* x86/apic: Nuke ack_APIC_irq()Dave Hansen2023-08-091-5/+5
* x86/apic: Remove pointless arguments from [native_]eoi_write()Thomas Gleixner2023-08-091-4/+4
* x86/apic: Move safe wait_icr_idle() next to apic_mem_wait_icr_idle()Thomas Gleixner2023-08-091-17/+0
* x86/apic: Consolidate wait_icr_idle() implementationsThomas Gleixner2023-08-091-6/+0
* x86/apic: Mop up apic::apic_id_registered()Thomas Gleixner2023-08-091-5/+2
* x86/apic: Mop up *setup_apic_routing()Thomas Gleixner2023-08-091-1/+3
* x86/apic: Nuke empty init_apic_ldr() callbacksThomas Gleixner2023-08-091-2/+5
* x86/apic/32: Decrapify the def_bigsmp mechanismThomas Gleixner2023-08-091-0/+3
* x86/apic/32: Remove x86_cpu_to_logical_apicidThomas Gleixner2023-08-091-31/+0
* x86/apic/32: Sanitize logical APIC ID handlingThomas Gleixner2023-08-091-2/+2
* x86/apic: Get rid of apic_physThomas Gleixner2023-08-091-9/+10
* x86/apic: Sanitize num_processors handlingThomas Gleixner2023-08-091-3/+6
* x86/apic: Sanitize APIC address setupThomas Gleixner2023-08-091-19/+10
* x86/apic: Split register_apic_address()Thomas Gleixner2023-08-091-8/+14
* x86/apic: Make some APIC init functions boolThomas Gleixner2023-08-091-18/+18
* x86/apic: Remove the pointless APIC version checkThomas Gleixner2023-08-091-15/+4
* x86/apic: Register boot CPU APIC earlyThomas Gleixner2023-08-091-70/+50
* x86/apic: Consolidate boot_cpu_physical_apicid initialization sitesThomas Gleixner2023-08-091-70/+32
* x86/apic: Remove unused max_physical_apicidThomas Gleixner2023-08-091-8/+0
* x86/apic: Get rid of hard_smp_processor_id()Thomas Gleixner2023-08-091-5/+0
* x86/apic: Remove pointless x86_bios_cpu_apicidThomas Gleixner2023-08-091-4/+1
* x86/apic/ioapic: Rename skip_ioapic_setupThomas Gleixner2023-08-091-6/+6
* x86/apic: Rename disable_apicThomas Gleixner2023-08-091-11/+11
* x86/smp: Initialize cpu_primary_thread_mask lateThomas Gleixner2023-05-291-1/+17
* x86/smpboot: Support parallel startup of secondary CPUsDavid Woodhouse2023-05-151-1/+1
* x86/apic: Save the APIC virtual base addressThomas Gleixner2023-05-151-0/+4
* x86/apic: Provide cpu_primary_thread maskThomas Gleixner2023-05-151-11/+9