summaryrefslogtreecommitdiffstats
path: root/drivers/clk/meson/Kconfig (follow)
Commit message (Expand)AuthorAgeFilesLines
* clk: meson: c3: add c3 clock peripherals controller driverXianwei Zhao2024-06-041-0/+14
* clk: meson: c3: add support for the C3 SoC PLL clockXianwei Zhao2024-06-041-0/+13
* clk: meson: g12a: make VCLK2 and ENCL clock path configurable by CCFNeil Armstrong2024-04-101-0/+1
* clk: meson: add vclk driverNeil Armstrong2024-04-101-0/+4
* clk: meson: S4: select CONFIG_COMMON_CLK_MESON_CLKC_UTILSArnd Bergmann2023-10-231-0/+2
* clk: meson: S4: add support for Amlogic S4 SoC peripheral clock controllerYu Tu2023-09-271-0/+11
* clk: meson: S4: add support for Amlogic S4 SoC PLL clock driverYu Tu2023-09-271-0/+12
* clk: meson: migrate axg-audio out of hw_onecell_data to drop NR_CLKSNeil Armstrong2023-08-081-0/+1
* clk: meson: migrate meson8b out of hw_onecell_data to drop NR_CLKSNeil Armstrong2023-08-081-0/+1
* clk: meson: migrate a1 clock drivers out of hw_onecell_data to drop NR_CLKSNeil Armstrong2023-08-081-0/+2
* clk: meson: migrate meson-aoclk out of hw_onecell_data to drop NR_CLKSNeil Armstrong2023-08-081-0/+1
* clk: meson: migrate meson-eeclk out of hw_onecell_data to drop NR_CLKSNeil Armstrong2023-08-081-0/+1
* clk: meson: introduce meson-clkc-utilsNeil Armstrong2023-08-081-0/+3
* clk: meson: a1: add Amlogic A1 Peripherals clock controller driverDmitry Rokosov2023-05-301-0/+10
* clk: meson: a1: add Amlogic A1 PLL clock controller driverDmitry Rokosov2023-05-301-0/+10
* clk: meson: enable building as modulesKevin Hilman2020-11-231-3/+3
* clk: meson: Kconfig: fix dependency for G12AKevin Hilman2020-11-231-0/+1
* clk: meson: make shipped controller configurableJerome Brunet2020-09-101-9/+17
* clk: meson: add g12a cpu dynamic divider driverNeil Armstrong2019-08-091-0/+5
* clk: meson: remove clk input helperAlexandre Mergnat2019-07-291-3/+0
* clk: meson: remove ee input bypass clocksAlexandre Mergnat2019-07-291-1/+0
* clk: meson: remove ao input bypass clocksAlexandre Mergnat2019-07-291-1/+0
* clk: meson: axg-audio: migrate to the new parent description methodAlexandre Mergnat2019-07-291-1/+0
* treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner2019-05-211-0/+1
* clk: meson: Add G12A AO Clock + Reset ControllerNeil Armstrong2019-02-131-0/+2
* clk: meson: factorise meson64 peripheral clock controller driversJerome Brunet2019-02-041-3/+8
* clk: meson: g12a: add peripheral clock controllerJian Hu2019-02-041-0/+12
* clk: meson: rework and clean drivers dependenciesJerome Brunet2019-02-021-24/+58
* clk: meson: axg-audio does not require sysconJerome Brunet2019-02-021-1/+1
* clk: meson: axg: add the audio clock controller driverJerome Brunet2018-07-091-0/+9
* clk: meson: add triple phase clock driverJerome Brunet2018-07-091-0/+5
* clk: meson: clean-up meson clock configurationJerome Brunet2018-07-091-9/+5
* clk: meson-axg: Add AO Clock and Reset controller driverQiufang Dai2018-05-151-0/+1
* clk: meson: aoclk: refactor common code into dedicated fileYixun Lan2018-05-151-0/+7
* clk: meson: use hhi syscon if availableJerome Brunet2018-03-131-0/+2
* clk: meson: migrate gates to clk_regmapJerome Brunet2018-03-131-2/+2
* clk: meson: add regmap to the clock controllersJerome Brunet2018-03-131-0/+2
* clk: meson: switch gxbb ao_clk to clk_regmapJerome Brunet2018-03-131-0/+1
* clk: meson: add regmap clocksJerome Brunet2018-03-131-0/+4
* clk: meson-axg: add clock controller driversQiufang Dai2017-12-141-0/+8
* clk: meson: meson8b: register the built-in reset controllerMartin Blumenstingl2017-08-041-0/+1
* Merge tag 'meson-clk-for-4.13-2' of git://github.com/BayLibre/clk-meson into ...Stephen Boyd2017-06-171-3/+3
|\
| * clk: meson: meson8b: add compatibles for Meson8 and Meson8m2Martin Blumenstingl2017-06-121-3/+3
* | clk: meson: gxbb: fix build error without RESET_CONTROLLERTobias Regnery2017-05-161-0/+1
|/
* clk: gxbb: add AmLogic GXBB clk controller driverMichael Turquette2016-06-231-0/+7
* clk: meson: only build selected platformsMichael Turquette2016-06-231-0/+12
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-19 04:40:37 +0100