summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_reg.h (follow)
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Implement async flips for vlv/chvVille Syrjälä2021-01-291-0/+2
* drm/i915: Implement async flips for bdwVille Syrjälä2021-01-291-0/+1
* drm/i915: Rename VRR_CTL reg fieldsVille Syrjälä2021-01-261-7/+7
* drm/i915/tgl: Add Clear Color support for TGL Render DecompressionRadhakrishna Sripada2021-01-221-0/+9
* drm/i915/hdcp: Add HDCP 2.2 stream registerAnshuman Gupta2021-01-131-0/+39
* drm/i915/hdcp: HDCP stream encryption supportAnshuman Gupta2021-01-131-0/+1
* drm/i915: Fix HTI port checkingJosé Roberto de Souza2021-01-111-2/+1
* Merge tag 'drm-intel-next-2021-01-04' of git://anongit.freedesktop.org/drm/dr...Daniel Vetter2021-01-071-2/+5
|\
| * drm/i915: Add VRR_CTL_LINE_COUNT field to VRR_CTL register defManasi Navare2020-12-031-0/+1
| * drm/i915: remove last traces of I915_READ(), I915_WRITE() and POSTING_READ()Jani Nikula2020-12-021-2/+4
* | Merge tag 'drm-intel-next-queued-2020-11-27' of git://anongit.freedesktop.org...Dave Airlie2020-12-031-0/+26
|\|
| * drm/i915/perf: workaround register corruption in OATAILPTRLionel Landwerlin2020-11-191-0/+2
| * drm/i915/dg1: map/unmap pll clocksLucas De Marchi2020-11-091-0/+24
* | Merge tag 'drm-intel-gt-next-2020-11-12-1' of git://anongit.freedesktop.org/d...Dave Airlie2020-11-131-7/+5
|\ \ | |/ |/|
| * drm/i915/tgl: Fix Media power gate sequence.Rodrigo Vivi2020-11-111-7/+5
* | drm/i915: Enable hpd logic only for ports that are presentVille Syrjälä2020-10-301-17/+0
* | drm/i915: Remove per-platform IIR HPD maskingVille Syrjälä2020-10-301-12/+3
* | drm/i915: s/tc_port/hpd_pin/ in icp+ TC hotplug bitsVille Syrjälä2020-10-301-20/+20
* | drm/i915: s/tc_port/hpd_pin/ in GEN11_{TC,TBT}_HOTPLUG()Ville Syrjälä2020-10-301-18/+19
* | drm/i915: s/port/hpd_pin/ for icp+ ddi hpd bitsVille Syrjälä2020-10-301-25/+25
* | drm/i915: Introduce GEN8_DE_PORT_HOTPLUG()Ville Syrjälä2020-10-301-5/+5
* | drm/i915: Parametrize BXT_DE_PORT_HP_DDI with hpd_pinVille Syrjälä2020-10-301-6/+6
* | drm/i915: s/PORT_TC/TC_PORT_/Ville Syrjälä2020-10-301-30/+30
* | drm/i915: Use _MMIO_PIPE3() for ilk+ WM0_PIPE registersVille Syrjälä2020-10-291-4/+5
* | drm/i915/dg1: invert HPD pinsClinton A Taylor2020-10-241-0/+4
* | drm/i915/dg1: add hpd interrupt handlingLucas De Marchi2020-10-241-0/+8
* | drm/i915: Introduce scaling filter related registers and bit fieldsPankaj Bharadiya2020-10-211-0/+22
* | drm/i915: Sort the mess around ICP TC hotplugs regsVille Syrjälä2020-10-201-107/+106
* | drm/i915/display: Program DBUF_CTL tracker state serviceJosé Roberto de Souza2020-10-201-5/+9
* | drm/i915/dg1: Update DMC_DEBUG registerAnshuman Gupta2020-10-161-0/+1
* | drm/i915/dg1: Add initial DG1 workaroundsStuart Summers2020-10-151-5/+9
* | drm/i915/dg1: Enable DPLL for DG1Lucas De Marchi2020-10-151-0/+4
* | drm/i915/dg1: Add DPLL macros for DG1Aditya Swarup2020-10-151-1/+16
* | drm/i915: Rename FORCEWAKE_BLITTER to FORCEWAKE_GTMatt Roper2020-10-101-2/+2
* | drm/i915/skl: Work around incorrect BIOS WRPLL PDIV programmingImre Deak2020-10-061-0/+1
* | drm/i915/dg1: Wait for pcode/uncore handshake at startupMatt Roper2020-10-061-0/+3
* | drm/i915: Implement display WA #1142:kbl,cfl,cmlVille Syrjälä2020-10-011-0/+3
* | drm/i915: Relocate CHV CGM gamma masksVille Syrjälä2020-09-281-3/+6
* | drm/i915: Add support for async flips in I915Karthik B S2020-09-281-0/+1
* | drm/i915: Nuke the redundant TC/TBT HPD bit definesVille Syrjälä2020-09-151-24/+12
* | drm/i915: Nuke dpio_phy_iosf_port[]Ville Syrjälä2020-09-111-1/+0
* | drm/i915/gt: Implement WA_1406941453Clint Taylor2020-08-261-0/+1
|/
* drm/i915/display: Implement WA 1408330847José Roberto de Souza2020-08-171-0/+1
* drm/i915/tgl: Set subplatformsJosé Roberto de Souza2020-08-171-0/+6
* drm/i915/tgl: Fix TC-cold block/unblock sequenceImre Deak2020-08-171-2/+2
* Revert "drm/i915/rkl: Add Wa_14011224835 for PHY B initialization"Matt Roper2020-08-171-12/+1
* drm/i915: Implement WA 14011294188José Roberto de Souza2020-08-171-0/+1
* drm/i915/rkl: Add Wa_14011224835 for PHY B initializationMatt Roper2020-08-171-1/+12
* drm/i915/rkl: Handle HTIMatt Roper2020-08-171-0/+6
* drm/i915/rkl: Add DPLL4 supportMatt Roper2020-08-171-2/+4
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-22 02:05:48 +0100