summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_pm.h (follow)
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Encapsulate dbuf state handling harderVille Syrjälä2021-01-261-0/+2
* drm/i915: Add pipe ddb entries into the dbuf stateVille Syrjälä2021-01-261-0/+4
* drm/i915: Introduce intel_dbuf_slice_size()Ville Syrjälä2021-01-261-1/+0
* drm/i915: Make intel_{enable,disable}_sagv() staticVille Syrjälä2020-09-281-2/+0
* drm/i915: Fix includes and local vars orderStanislav Lisovskiy2020-05-221-1/+1
* drm/i915: Adjust CDCLK accordingly to our DBuf bw needsStanislav Lisovskiy2020-05-211-0/+4
* drm/i915: Move the dbuf pre/post plane updateVille Syrjälä2020-05-151-0/+2
* drm/i915: Nuke skl_ddb_get_hw_state()Ville Syrjälä2020-05-151-1/+0
* drm/i915: Introduce proper dbuf stateVille Syrjälä2020-05-151-0/+22
* drm/i915: Make active_pipes check skl specificStanislav Lisovskiy2020-05-131-1/+2
* drm/i915: Use bw state for per crtc SAGV evaluationStanislav Lisovskiy2020-05-041-1/+2
* drm/i915: Add pre/post plane updates for SAGVStanislav Lisovskiy2020-04-171-0/+2
* drm/i915: Manipulate DBuf slices properlyStanislav Lisovskiy2020-02-051-1/+1
* drm/i915: Remove skl_ddl_allocation structStanislav Lisovskiy2020-02-051-3/+2
* drm/i915: Pass dev_priv to ilk_disable_lp_wm()Ville Syrjälä2019-12-041-1/+1
* drm/i915: Extract GT render power state managementAndi Shyti2019-10-261-22/+0
* drm/i915: Eliminate skl_check_pipe_max_pixel_rate()Ville Syrjälä2019-10-241-2/+0
* drm/i915: Extract GT render sleep (rc6) managementAndi Shyti2019-09-271-3/+0
* drm/i915: Convert most of atomic commit to take more intel stateMaarten Lankhorst2019-07-011-2/+2
* drm/i915: move pm related declarations to intel_pm.hJani Nikula2019-06-101-0/+9
* drm/i915: move some leftovers to intel_pm.h from i915_drv.hJani Nikula2019-04-301-0/+10
* drm/i915: extract intel_pm.h from intel_drv.hJani Nikula2019-04-081-0/+71
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-22 02:07:35 +0100