summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_workarounds.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* drm/i915/icl: restore WaEnableFloatBlendOptimizationTalha Nassar2019-02-011-0/+6
* drm/i915: Save some lines of source code in workaroundsTvrtko Ursulin2019-02-011-26/+6
* drm/i915: Move workaround infrastructure code upTvrtko Ursulin2019-02-011-37/+37
* drm/i915/selftests: recreate WA lists inside the selftestDaniele Ceraolo Spurio2019-01-101-59/+58
* drm/i915: start moving runtime device info to a separate structJani Nikula2019-01-021-3/+3
* drm/i915: replace IS_GEN<N> with IS_GEN(..., N)Lucas De Marchi2018-12-131-2/+2
* drm/i915: Dial down workaround debug messagesTvrtko Ursulin2018-12-041-4/+0
* drm/i915: Trim unused workaround list entriesTvrtko Ursulin2018-12-041-1/+15
* drm/i915: Fuse per-context workaround handling with the common frameworkTvrtko Ursulin2018-12-041-180/+153
* drm/i915: Move register white-listing to the common workaround frameworkTvrtko Ursulin2018-12-041-50/+33
* drm/i915/selftests: Add tests for GT and engine workaround verificationTvrtko Ursulin2018-12-041-0/+6
* drm/i915: Verify GT workaround state after GPU initTvrtko Ursulin2018-12-041-0/+34
* drm/i915: Introduce per-engine workaroundsTvrtko Ursulin2018-12-041-119/+142
* drm/i915: Record GT workarounds in a listTvrtko Ursulin2018-12-041-166/+326
* drm/i915/icl: Remove Wa_1604302699Tvrtko Ursulin2018-11-301-5/+0
* drm/i915: Mark up early pre-production KabylakesChris Wilson2018-11-281-5/+0
* drm/i915: Fix icl workarounds whitespacesMika Kuoppala2018-11-141-11/+16
* drm/i915: Deduplicate register definition for GAMW_ECO_DEV_RW_IAMika Kuoppala2018-11-141-2/+3
* drm/i915/icl: WaAllowUMDToModifySamplerModeOscar Mateo2018-11-011-0/+3
* drm/i915/icl: WaAllowUMDToModifyHalfSliceChicken7Oscar Mateo2018-11-011-0/+2
* drm/i915: GEM_WARN_ON considered harmfulTvrtko Ursulin2018-10-181-1/+1
* drm/i915/icl:Add Wa_1606682166Anuj Phogat2018-10-091-1/+2
* drm/i915/icl: Add Wa_1406609255Radhakrishna Sripada2018-10-091-0/+6
* Revert "drm/i915/icl: WaEnableFloatBlendOptimization"Mika Kuoppala2018-08-011-3/+0
* drm/i915: Keep the ctx workarounds tightly packedChris Wilson2018-06-151-17/+46
* drm/i915: Add WaKBLVECSSemaphoreWaitPollMika Kuoppala2018-06-081-0/+13
* drm/i915/icl: Wa_1406463099Oscar Mateo2018-05-291-0/+7
* drm/i915/icl: WaEnableFloatBlendOptimizationOscar Mateo2018-05-291-0/+3
* drm/i915/icl: Wa_2006665173Oscar Mateo2018-05-291-0/+5
* drm/i915/icl: WaEnableStateCacheRedirectToCSOscar Mateo2018-05-291-0/+4
* drm/i915/icl: WaDisableImprovedTdlClkGatingOscar Mateo2018-05-291-0/+7
* drm/i915: Implement WaProgramMgsrForL3BankSpecificMmioReadsYunwei Zhang2018-05-241-0/+35
* drm/i915/icl: Enable WaProgramMgsrForCorrectSliceSpecificMmioReadsYunwei Zhang2018-05-241-3/+9
* drm/i915/cnl: Implement WaProgramMgsrForCorrectSliceSpecificMmioReadsYunwei Zhang2018-05-241-0/+27
* drm/i915/gen9: Add WaClearHIZ_WM_CHICKEN3 for bxt and glkMichel Thierry2018-05-131-0/+4
* drm/i915/icl: WaForwardProgressSoftResetOscar Mateo2018-05-111-0/+7
* drm/i915/icl: Wa_1406838659Oscar Mateo2018-05-111-0/+6
* drm/i915/icl: Wa_1604302699Oscar Mateo2018-05-111-0/+5
* drm/i915/icl: Wa_1406680159Oscar Mateo2018-05-111-0/+5
* drm/i915/icl: Wa_1405779004Oscar Mateo2018-05-111-0/+6
* drm/i915/icl: WaDisCtxReloadOscar Mateo2018-05-111-0/+6
* drm/i915/icl: WaCL2SFHalfMaxAllocOscar Mateo2018-05-111-0/+7
* drm/i915/icl: WaDisableCleanEvictsOscar Mateo2018-05-111-0/+6
* drm/i915/icl: WaModifyGamTlbPartitioningOscar Mateo2018-05-111-0/+5
* drm/i915/icl: WaL3BankAddressHashingOscar Mateo2018-05-111-0/+10
* drm/i915/icl: WaGAPZPrioritySchemeOscar Mateo2018-05-111-0/+6
* drm/i915/icl: Introduce initial Icelake WorkaroundsOscar Mateo2018-05-111-0/+46
* drm/i915: Check whitelist registers across resetsChris Wilson2018-04-141-116/+90
* drm/i915: Split out functions for different kinds of workaroundsOscar Mateo2018-04-111-234/+404
* drm/i915: Move a bunch of workaround-related code to its own fileOscar Mateo2018-04-111-0/+686
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-24 15:44:56 +0100