summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915 (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'for-airlied' of git://people.freedesktop.org/~danvet/drm-intel ...Dave Airlie2012-11-2030-2397/+4873
|\
| * drm/i915: Restore physical HWS_PGA after resumeChris Wilson2012-11-162-43/+35
| * drm/i915: Report amount of usable graphics memory in MiBChris Wilson2012-11-131-1/+1
| * drm/i915/i2c: Track users of GMBUS force-bitChris Wilson2012-11-132-4/+7
| * drm/i915: Allocate the proper size for contexts.Ben Widawsky2012-11-111-1/+1
| * drm/i915: Update load-detect failure paths for modeset-reworkChris Wilson2012-11-111-7/+2
| * drm/i915: Clear unused fields of mode for framebuffer creationChris Wilson2012-11-111-1/+1
| * drm/i915: Always calculate 8xx WM values based on a 32-bpp framebufferChris Wilson2012-11-111-6/+11
| * drm/i915: Fix sparse warnings in from AGP kill codeBen Widawsky2012-11-111-1/+1
| * drm/i915: Missed lock change with rps lockBen Widawsky2012-11-111-1/+3
| * drm/i915: Move the remaining gtt codeBen Widawsky2012-11-113-79/+76
| * drm/i915: flush system agent TLBs on SNBBen Widawsky2012-11-112-2/+11
| * drm/i915: Calculate correct stolen size for GEN7+Ben Widawsky2012-11-112-1/+15
| * drm/i915: Stop using AGP layer for GEN6+Ben Widawsky2012-11-116-49/+254
| * drm/i915: drop the double-OP_STOREDW usage in blt_ring_flushDaniel Vetter2012-11-111-1/+1
| * drm/i915: don't rewrite the GTT on resume v4Jesse Barnes2012-11-112-11/+33
| * drm/i915: protect RPS/RC6 related accesses (including PCU) with a new mutexJesse Barnes2012-11-116-44/+41
| * drm/i915: put ring frequency and turbo setup into a work queue v5Jesse Barnes2012-11-113-2/+31
| * drm/i915: don't block resume on fb console resume v2Jesse Barnes2012-11-113-3/+34
| * drm/i915: extract l3_parity substruct from dev_privDaniel Vetter2012-11-114-13/+17
| * drm/i915: move dri1 dungeon out of dev_privDaniel Vetter2012-11-112-28/+31
| * drm/i915: move pwrctx/renderctx to the other ilk power stateDaniel Vetter2012-11-113-23/+23
| * drm/i915: move dev_priv->(rps|ips) out of lineDaniel Vetter2012-11-111-31/+36
| * drm/i915: move the suspend/resume register file out of dev_privDaniel Vetter2012-11-113-491/+495
| * drm/i915: add clock gating regs to VLV offset check functionJesse Barnes2012-11-111-0/+9
| * drm/i915: PIPE_CONTROL TLB invalidate requires CS stallJesse Barnes2012-11-111-1/+1
| * drm/i915: TLB invalidation with MI_FLUSH_DW requires a post-sync op v3Jesse Barnes2012-11-113-6/+26
| * drm/i915: implement WaDisablePSDDualDispatchEnable on IVB & VLVJesse Barnes2012-11-113-0/+17
| * drm/i915: implement WaDisableVLVClockGating_VBIIssue on VLVJesse Barnes2012-11-112-0/+9
| * drm/i915: implement WaForceL3Serialization on VLV and IVBJesse Barnes2012-11-111-0/+4
| * drm/i915: implement WaDisableDopClockGatingisable on VLV and IVBJesse Barnes2012-11-114-1/+26
| * drm/i915: implement WaDisableL3CacheAging on VLVJesse Barnes2012-11-112-1/+2
| * drm/i915: fix Haswell FDI link disable pathPaulo Zanoni2012-11-113-3/+30
| * drm/i915: fix Haswell FDI link training codePaulo Zanoni2012-11-113-65/+82
| * drm/i915: remove HAS_eDP as unnecessary and inconsistent indirectionJani Nikula2012-11-111-5/+5
| * drm/i915: set the correct number of FDI lanes on HaswellPaulo Zanoni2012-11-111-2/+3
| * drm/i915: kill pch_init_clock_gating indirectionDaniel Vetter2012-11-112-41/+38
| * drm/i915: implement WADP0ClockGatingDisableDaniel Vetter2012-11-112-0/+10
| * drm/i915: CPT+ pch transcoder workaroundDaniel Vetter2012-11-113-17/+27
| * drm/i915: drop unnecessary check from fdi_link_train codeDaniel Vetter2012-11-111-9/+5
| * drm/i915: check whether the pch is the soulmate of the cpuDaniel Vetter2012-11-111-0/+4
| * drm/i915: move panel connectors to the frontDaniel Vetter2012-11-111-11/+7
| * drm/i915: don't assert disabled FDI before disabling the FDIPaulo Zanoni2012-11-111-7/+2
| * drm/i915: don't call intel_disable_pch_pll on Haswell/LPTPaulo Zanoni2012-11-111-1/+0
| * drm/i915: implement timing override workarounds on LPTPaulo Zanoni2012-11-111-0/+10
| * drm/i915: use CPU and PCH transcoders on lpt_disable_pch_transcoderPaulo Zanoni2012-11-111-10/+8
| * drm/i915: Add SURFLIVE register definitionsVille Syrjälä2012-11-111-0/+7
| * drm/i915: use PIPECONF_INTERLACE_MASK_HSW on lpt_enable_pch_transcoderPaulo Zanoni2012-11-111-1/+2
| * drm/i915: don't assert_pch_ports_disabled on LPTPaulo Zanoni2012-11-111-3/+0
| * drm/i915: don't rely on previous values when setting LPT TRANSCONFPaulo Zanoni2012-11-111-3/+2
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-23 20:42:39 +0100