blob: fb15b0d0cd4c1cd5760a78ea16a1980cd305ea21 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
|
/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */
#ifndef __DTS_MARVELL_PXA1908_CLOCK_H
#define __DTS_MARVELL_PXA1908_CLOCK_H
/* plls */
#define PXA1908_CLK_CLK32 1
#define PXA1908_CLK_VCTCXO 2
#define PXA1908_CLK_PLL1_624 3
#define PXA1908_CLK_PLL1_416 4
#define PXA1908_CLK_PLL1_499 5
#define PXA1908_CLK_PLL1_832 6
#define PXA1908_CLK_PLL1_1248 7
#define PXA1908_CLK_PLL1_D2 8
#define PXA1908_CLK_PLL1_D4 9
#define PXA1908_CLK_PLL1_D8 10
#define PXA1908_CLK_PLL1_D16 11
#define PXA1908_CLK_PLL1_D6 12
#define PXA1908_CLK_PLL1_D12 13
#define PXA1908_CLK_PLL1_D24 14
#define PXA1908_CLK_PLL1_D48 15
#define PXA1908_CLK_PLL1_D96 16
#define PXA1908_CLK_PLL1_D13 17
#define PXA1908_CLK_PLL1_32 18
#define PXA1908_CLK_PLL1_208 19
#define PXA1908_CLK_PLL1_117 20
#define PXA1908_CLK_PLL1_416_GATE 21
#define PXA1908_CLK_PLL1_624_GATE 22
#define PXA1908_CLK_PLL1_832_GATE 23
#define PXA1908_CLK_PLL1_1248_GATE 24
#define PXA1908_CLK_PLL1_D2_GATE 25
#define PXA1908_CLK_PLL1_499_EN 26
#define PXA1908_CLK_PLL2VCO 27
#define PXA1908_CLK_PLL2 28
#define PXA1908_CLK_PLL2P 29
#define PXA1908_CLK_PLL2VCODIV3 30
#define PXA1908_CLK_PLL3VCO 31
#define PXA1908_CLK_PLL3 32
#define PXA1908_CLK_PLL3P 33
#define PXA1908_CLK_PLL3VCODIV3 34
#define PXA1908_CLK_PLL4VCO 35
#define PXA1908_CLK_PLL4 36
#define PXA1908_CLK_PLL4P 37
#define PXA1908_CLK_PLL4VCODIV3 38
/* apb (apbc) peripherals */
#define PXA1908_CLK_UART0 1
#define PXA1908_CLK_UART1 2
#define PXA1908_CLK_GPIO 3
#define PXA1908_CLK_PWM0 4
#define PXA1908_CLK_PWM1 5
#define PXA1908_CLK_PWM2 6
#define PXA1908_CLK_PWM3 7
#define PXA1908_CLK_SSP0 8
#define PXA1908_CLK_SSP1 9
#define PXA1908_CLK_IPC_RST 10
#define PXA1908_CLK_RTC 11
#define PXA1908_CLK_TWSI0 12
#define PXA1908_CLK_KPC 13
#define PXA1908_CLK_SWJTAG 14
#define PXA1908_CLK_SSP2 15
#define PXA1908_CLK_TWSI1 16
#define PXA1908_CLK_THERMAL 17
#define PXA1908_CLK_TWSI3 18
/* apb (apbcp) peripherals */
#define PXA1908_CLK_UART2 1
#define PXA1908_CLK_TWSI2 2
#define PXA1908_CLK_AICER 3
/* axi (apmu) peripherals */
#define PXA1908_CLK_CCIC1 1
#define PXA1908_CLK_ISP 2
#define PXA1908_CLK_DSI1 3
#define PXA1908_CLK_DISP1 4
#define PXA1908_CLK_CCIC0 5
#define PXA1908_CLK_SDH0 6
#define PXA1908_CLK_SDH1 7
#define PXA1908_CLK_USB 8
#define PXA1908_CLK_NF 9
#define PXA1908_CLK_CORE_DEBUG 10
#define PXA1908_CLK_VPU 11
#define PXA1908_CLK_GC 12
#define PXA1908_CLK_SDH2 13
#define PXA1908_CLK_GC2D 14
#define PXA1908_CLK_TRACE 15
#define PXA1908_CLK_DVC_DFC_DEBUG 16
#endif
|
